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Abstract
This paper proposes a new transient recorder (TR)–time digitizer (TD) hybrid system to be used to pull out higher performance
of presently used techniques for measuring the collimated flux and the spectrum of the neutron emission from fusion plasmas
of either deuterium or deuterium–tritium, as well as to apply to new neutron measuring techniques, with demanding specific
requirements in plasma physics. This system is presented as a modular design, allowing up to four 200 MHz, 12 b acquisition
channels to operate in an interleaved way, achieving 800 MHz. The module includes a XILINX FPGA and an ADC front-end
along with a large memory storage capacity and unique TD capabilities (two channels with 36 ps resolution). The FPGA is able
to perform real-time data validation as well as some processing algorithms to obtain physical parameters and module calibration.
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0rocessed data will be transferred to a control unit by a gigabit optical link. The system will be able to support multiple front-end
odules operating synchronously.
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. Introduction
Neutron diagnostics (ND) play an important role
n plasma physics as neutron emission is an important
arrier of information about the state of fusion plas-
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mas. ND at JET1 include: (i) total neutron yield rate,
Yn(t), provided by flux detectors which do not differ-
entiate between neutrons of different energies and are
calibrated relative to certain standards and model com-
putation (i.e., not absolute); (ii) neutron profile data
from neutron cameras; (iii) energy distribution of col-
limated neutron flux by neutron emission spectroscopy
(NES). NES presents visible enhancements over the
1 Joint European torus.
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past 10 years, for instance, the upgrade magnetic pro-
ton recoil (MPRu) and the time of flight optimized rate
spectrometers [1–3].
Motivated by ITER2 needs, further improvements
on neutron diagnostics capabilities at JET are being
considered. The aim is to have absolute measurement
of Yn(t) at high count rate and 2.5 MeV neutrons iden-
tification in either D or DT reacting plasmas. With this
purpose, a system named MPR-F combining MPRu
spectrometer and flux detectors is being designed in
order to have neutron spectrum and flux measurements
with improved time resolution over large dynamic
range [4]. Regarding flux detectors, there are two major
issues to solve, setting the threshold, which defines the
minimum energy of neutrons that will be accepted in
the data and separation of neutrons from background
of extraneous radiation, e.g., neutron/gamma discrim-
ination. For the spectrometers the figure of merit is the
count rate, leading to fast and continuous acquisition
modules.
A new data acquisition system based on TR–TD
hybrid module is being developed with the following
characteristics: (i) Amplitude resolution of 10–12 b to
cope with the expected signal-to-noise ratio (SNR) of
the input pulses; (ii) sampling rate of 50 Msamples/s to
2 GSPS for accurate pulse shaping; (iii) 1 GB of local
memory sufficient to store the pulses at the expected
rate, during the experiment duration (seconds or tens
of seconds).
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Fig. 1. Enhanced neutron diagnostics hybrid data acquisition system.
The controller module is based on a low power
system-on-chip, which includes two PowerPC proces-
sors, 512 MB of memory, 8 Gb links and 10/100 Mb
Ethernet. The case is a standard 19 in. 2U box with
miniITX power supply and forced air ventilation. The
operating system will be the LGPL5 licensed Pow-
erPC Linux with RTAI6 extensions ported to this spe-
cific hardware platform. The controller unit will have
interconnection to CODAS7 through an Ethernet port.
RapidIO interface is also provided for real-time data
moving and system monitoring.
Next sections will describe in more detail the
TR–TD module.
2.1. Module architecture
The TR–TD module is based on FPGA (XCV2P30
from XILINXTM) allowing three acquisition archi-
tectures, configurable by software: (i) four analogue
channels at 200 MSPS; (ii) two channels at 400 MSPS
based on two interleaved ADCs; (iii) one channel at
800 MSPS based on four interleaved ADCs.
Fig. 2 describes the module architecture with four
hybrid input channels featuring 12 b resolution at
200 MHz sampling rate, for the TR function and 72 ps
resolution in a single-chip time to digital converter,
achieving 37 ps operating with only two channels. This
TD capability permits high accuracy time and ampli-
tude measurements in applications where correlation
b
m. System description
This enhanced ND system is presented as a modular
R–TD data acquisition design optically linked to its
ontrol unit, in order to be positioned near the diag-
ostic (Fig. 1). The MPR-F diagnostic requires at least
ve of these acquisition modules (20 channels) to be
mplemented on flux detectors in the 19 channels of the
ET neutron cameras.
These TR–TD data acquisition modules are plugged
nto a controller unit through a gigabit communication
ink as a substitute for the usual PCI3 or VME4 parallel
usses.
2
“The way” in Latin.
3 Peripheral component interconnect.
4 VERSAmodule Eurocard.etween both parameters is essential like time-of-flight
easurements or coincident trigger discrimination.
5 The GNU lesser general public license.
6 Real-time application interface.
7 Code ocean data analysis system.
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Fig. 2. TR–TD module block diagram.
The FPGA directly connected to the free-running
ADC channels performs the following main tasks:
(i) analogue inputs calibration; (ii) data storage man-
agement; (iii) 3.125 Gb communications interface;
(iv) data processing, including data reduction by
pulse height analysis and pulse shape discrimination;
(v) complex managing modes of triggering (auto-
triggering functionality) and finally (vi) serial periph-
eral interface (SPI) controller. The module provides
1 GB of double data rate (DDR) synchronous dynamic
random access memory.
Interleaved architectures, where channels mis-
matches are crucial, need temperature sensors to
permit calibration of several temperature dependent
parameters.
2.2. Interleaved architecture
At present, the fastest commercially available 12 b
analogue to digital converter (ADC) is the AD9430,
from analogue devices®, which is rated to run at
210 MSPS. Faster 12 b ADCs can be achieved with the
already mentioned interleaved architectures, although
it represents an immediate threat to the 11 b dynamic
range performance (68 dB).
At a performance level of 10 b and above, in inter-
leaved architecture, the dynamic range is dependent
on the gain, phase and offset matching between each
individual ADC channel. For interleaving mode the
following must be noted: (i) the same signal must
be attached to each of the 50  input channel con-
nectors of the corresponding interleaved ADCs, the
inherent gain mismatches are digitally compensated;
(ii) each ADC has its own internal voltage reference.
The possible resultant difference between ADC off-
sets can be corrected, during module calibration stage,
by a 16 b, quad voltage output digital-to-analogue con-
verter; (iii) all ADCs sample at 200 MHz, giving an
overall data rate of 400 MHz for two channels, with
each clock phased at 180◦ intervals and 800 MHz
for one channel, with each clock phased at 90◦
intervals.
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Fig. 3. 800 MHz distribution circuit and clock synthesis.
As ADCs dynamic performance decreases with
clock jitter, for this architecture a high quality clock
with a maximum rms jitter of 634 fs is needed [5]. Fig. 3
presents the clock distribution circuit exhibiting 355 fs
rms jitter (simulated). Fixed delay adjusts were used
at each output to fix the clock synthesizer output skew
variation (30–180 ps).
2.3. Data storage
Each acquired pulse on any channel is tagged and
stored with the channel number from where it was gen-
erated and the time at which the trigger occurred.
These modules provide a large storage capability of
1 GB for both raw data (array of sampled pulses) and
processed data, which covers all the foreseen scenar-
ios of acquisition time during a JET pulse. Continuous
storage of 8 B at 200 MHz acquisition rate (1.6 GB/s)
is provided through the interface to the DDR memory
that is capable of a maximum of 3.2 GB/s.
3. Calibration
To achieve the desired resolution it is required to
calibrate single channel errors and cross channel mis-
matching. The calibration consists in the calculation of
a transfer function of each channel in order to correct
the ADC output [6].
The algorithms for obtaining the transfer func-
tions are under study using MATLAB® simulation and
include frequency analysis and statistical amplitude
measurements, for gain and offset corrections. The aim
is to obtain an optimal algorithm to be implemented in
the FPGA for on-line calibration.
4. Data processing
This system pretends to perform pulse analysis
using complex algorithms applied to the digital equiva-
lent of the collected pulses, implemented in the FPGA:
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(i) pulse height analysis, the peak height of the pulse
is of prime concern. Using several digital processing
algorithms, like moving average, triangular or trape-
zoidal filter, a histogram of the pulse amplitudes can be
done. Pile-up events are also detected and rejected; (ii)
pulse shape discrimination, this technique will be based
on the pulse area as a shape parameter using the charge
integration method. Differences between the integrated
charge in the entire pulse and integrated charge over the
rising/falling portion are measured. Pulse height and
total pulse area can be the same for both neutrons and
 rays, but the ratio between the total pulse and the ris-
ing/falling portion areas should be different depending
on the reaction that took place [7].
5. Final considerations
This ND modular data acquisition system will be
improved with two more TR modules based on the
same interleaved architecture of the above described
TR–TD: (i) two channels sampling at 200 MSPS at
14 b (higher bit resolution at the cost of lower sam-
pling rate); (ii) two channels sampling at 2 GSPS at 8 b
(higher sampling rate at the cost of lower bit resolution)
including 0.5 ns resolution time digitizer.
State of the art modules like for instance the NI PCI-
5911 high speed digitizer from Analog Devices [8] not
only features pulse digitization but also the stamping
of the same pulses permitting the random interleaved
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